Abstract-Modules
[1]- [4] . During operation, however, it is crucial to keep the modules balanced.
The sort-plus-select method is commonly used for balancing [1] , which requires a central controller to activate or deactivate the modules with outlier voltages. The scheduling procedure is usually executed near the switching rate to keep the capacitor voltages within a narrow band [5] . Thus, the complexity of the balancing algorithms and the communication bandwidth grow with the number of modules. The required high-bandwidth communication and galvanically isolated module monitoring increase the cost of MMCs [6] , [7] , especially for systems with many modules, e.g., in high-voltage direct current (HVdc) systems [8] or where the modules spread geographically, such as many smart grid applications [9] [10] [11] .
In order to reduce the communication and computation complexity of module balancing in MMCs, efforts have been devoted to reducing [12] , [13] or completely eliminating [14] [15] [16] [17] [18] [19] [20] [21] [22] the voltage measurements. The methods of Picas et al. and D'Arco et al. only measure the arm output voltage and estimate the capacitor voltages by strategically activating certain modules [12] , [13] . Despite the reduced number of measurements, these methods may demand high-bandwidth arm voltage measurement because of the high effective switching rate. Alternatively, some sensorless balancing methods are based on budgeting the in-and outflowing charge of the modules, which requires perfect knowledge of the load current [14] , [18] , [19] , [22] . Other sensorless methods rotate the module switching states within a load cycle [16] , [17] , [21] , [23] . Due to component manufacturing tolerances, jitter, and current measurement errors, these sensorless balancing methods cannot guarantee stable operation [6] , [24] .
The difficulty of sensorless balancing widely owes to the MMC's limited connectivity between full-bridge (FB) or halfbridge (HB) modules. These modules are connected via singleport terminals and only allow series and bypass states. As such, module voltage measurements are necessary to clear any accumulated offsets. Several topology modifications were recently proposed to simplify the module balancing. For instance, Ilves et al. proposed a module that can parallel two embedded capacitors [23] . This topology halves the balancing complexity and reduces the capacitor stress. However, the parallel interconnection is only available within small groups of capacitors, and many voltage sensors are still required. Alternatively, the series/parallel module proposed in reference [25] features twoport interconnections (see Fig. 1 ), which can extend the parallel connection through an entire arm. The dynamic alternation between the series and parallel connections introduces features known from switched-capacitor converters, which are common for sensorless energy transfer and balancing in low-voltage applications. In addition to the simplified balancing, the parallel connection distributes the arm current among the module storages and reduces the conduction loss therein. Since the parallel state does practically not change the output voltage of the arm, known modulation methods select it in lieu of the bypass states for the above benefits [26] .
Despite the advantages of the series/parallel modules, there are challenges to their practicality in high-voltage applications. First, at lower switching rates, the accumulated capacitor voltage differences are larger, which cause large equalization currents in the low-impedance charge-balancing loops. In fact, published studies of the series/parallel module concentrated on low-and medium-voltage applications where higher switching rates are possible, and where the high conduction loss in the module storages justifies the parallel interconnection [24] , [25] , [27] . For high-voltage applications with limited switching rates, a suitable series/parallel module variant is yet to be developed. Second, the canonical series/parallel module is designed for four-quadrant operations, which underutilizes the transistors when replacing the HB modules [28] [29] [30] [31] . It is desired to have a two-quadrant module variant with fewer components but the same parallel connectivity. Finally, the series/parallel converter family needs an analytical framework for better understanding and optimizing the converter operations. The special parallel connection entails complex dynamics between the modules, which has not been fully exploited at a practical control level-available modulation strategies are either heuristic and potentially suboptimal [25] , [26] or computationally expensive [32] . This paper presents two series/parallel module members and derives an equivalent circuit model to address the above problems. Each of the new modules uses the same semiconductor area, ratings, frequency range, and operation quadrants as their HB or FB equivalent. We add inductors to the module ports for suppressing the charge-balancing current. The port inductors have negligible magnetizing current and thus small footprint. The circuit model relates the charge-balancing currents and losses to the module switching rates and, particularly, reveals the importance of the carrier assignments. An optimal modulation scheme is further derived. In a down-scaled MMC setup, the proposed series/parallel module achieves reliable, sensorless balancing with moderate module switching rates (200-500 Hz). Due to the port inductors and the optimal carrier assignment, the charge-balancing currents are below 5% of the arm current, and the capacitor conduction loss is up to 50% lower than that of the conventional module equivalent.
II. TOPOLOGY
A. Series/Parallel Module Implementation Fig. 1 shows the double full-bridge (FB 2 ) and double halfbridge (HB 2 ) modules as well as their incorporation into the MMC macrotopology.
1) Double Full-Bridge: The FB 2 module allows fourquadrant operations as a functional equivalent of the FB module. Similar to the canonical series/parallel module [25] , the FB 2 s can be paralleled via the two-terminal interconnections for sensorless balancing. Different from the canonical series/parallel module, the FB 2 additionally contains a port inductor to suppress the peak charge-balancing current that occurs between the adjacent modules upon parallelization. Fig. 1(c) shows several implementations of the port inductor. This paper focuses on the differential-mode configuration [see Fig. 1(c4) ] because it does not impede the arm current while suppressing the charge-balancing current. Ideally, the differential-mode inductance L diff and the module capacitance C should satisfy L diff C (2πf sw ) −2 , where f sw is the module switching frequency. Note that the requirement on L diff does not compromise the volume of the port inductor, because the port inductor is only magnetized by the charge-balancing current, which can be negligible. In the experiments, a setting of L diff = 1.5 mH, C = 15 mF, f sw = 200 Hz together with the proposed modulation scheme suppresses the charge-balancing currents to less than 5% of the arm current. The leakage inductance of the port inductors can also offset the discrete filter inductors. In this paper, we keep the arm inductors intact. We also do not extend the parallel connection across arms-the two-terminal module ports at the dc bus and the arms' ac output terminal are shorted.
2) Double Half-Bridge: The HB 2 module allows twoquadrant operations as a functional equivalent of the HB module. The HB 2 is identical to the FB except that the former contains additional output terminals for parallel connectivity. The HB 2 is a topological reduction of the FB 2 , at the cost of two operating quadrants. Similar to the FB², the HB 2 's parallel connectivity ensures sensorless balancing and can benefit from the port inductor in the same way. The previous discussions of the port inductor apply equally. In Marquardt's MMC macrotopology, the HB 2 modules are connected equivalently to the FB 2 modules. For applications that do not intend parallel connection across different arms, the module terminals are shorted at the dc bus and the arms' ac output terminal. and HB 2 modules. Since the parallel states are jointly formed by the adjacent modules, we define the switching states per interconnection instead of per module as suggested before [24] , [26] : 1) Series (+/−) connects two adjacent modules in positive or negative series, effectively increasing or decreasing the arm output voltage by one step.
B. Switching States and Operation Principle
2) Parallel (+/−) connects two adjacent modules in parallel. This state does not modify the arm output voltage. Different variations of the parallel state (for FB 2 ) use complementary transistors but offer the same functionality.
3) Bypass (+/−) connects the positive or negative dc buses of adjacent modules. It does not modify the arm output voltage. For an arm with N modules, the defined switching states cover all N -1 interconnections but ignore the switches at the end of the arm. We combine these terminal switches into one virtual interconnection [26] , which can be switched to either Series+/− to change the arm output voltage, or Bypass+/− ( Fig. 2) . Compared to the conventional FB/HB arms, the FB 2 /HB 2 arms' switching state identifiers are shifted by half a module but the relations to the arm output voltage are similar
where n out is the arm output voltage level, n Series+/− is the number of Series+/− states, and V m is the voltage of the module capacitors which are assumed balanced. The dead-time setting of the FB 2 and HB 2 modules is not more complex than that of the FB or HB modules. First, the defined switching states always avoid short circuits within or across the modules. Second, dynamic shoot-through due to mismatched control timings can be prevented by a proper dead-time. Finally, during the dead time, the residue magnetizing current in the port inductors can always find freewheeling paths via anti-parallel diodes and charge an adjacent capacitor. Fig. 3 illustrates the circuit dynamics under various switching states. The bypass state is not considered since it can always be replaced by the parallel state with additional balancing and efficiency benefits [26] . The circuits and the equations in Fig. 3 apply equally to both the FB 2 and HB 2 with proper adjustments on the transistors' on-state resistance (to reflect the number of transistors in series) and the polarity of the series states.
III. ANALYSIS

A. Module-Level Dynamics
1) Averaged Dynamics at the Interconnections:
Denote m k −1,k as the duty cycle of the series state at the interconnection between the (k − 1)th and kth modules ( 
, the four cases in Fig. 3 can be averaged as [33] 
where the variables are defined in Fig. 3 . We ignore the influence of the capacitor equivalent series resistance r cap to simplify the current distribution. Defining
we rewrite (2) as
2) Averaged Dynamics at the Terminal Modules:
The switches located at the arm terminals are defined as a joint switching site, which allows the series and bypass states. Defin- N ,1 ) as the duty cycles for Series+/−, Bypass+ and Bypass−, respectively, we
The equivalent circuit in Fig. 4 summarizes (4) and (5). The equivalent circuit does not model the arm output voltage but describes the relations among the load current, modulation indices, capacitor discharging rates, and the charge-balancing currents.
B. Module Balancing
1) Sensorless Balancing:
In the equivalent circuit, the load is distributed and modeled as the controlled current sources i 1 , i N , and i k −1, k (1 < k < N) in parallel to the capacitors. Unequal modulation indices cause uneven load sharing and thus mismatched capacitor discharging rates. However, the timeaveraged charge-balancing currentsī k −1, k (1 < k < N) can spontaneously occur to restore balance; no sensor is required. To avoid unnecessary charge-balancing currents, we assign the same modulation index to all switching sites and equally alternate between Bypass+ and Bypass− at the terminal switching site, i.e.,
As such, the capacitors are loaded equally:
The chargebalancing currents are only driven by component tolerances and parameter drifts and, therefore, can be small.
2) Active Balancing: One can also assign different modulation indices to actively adjust the discharging currents.
, and the capacitor current control equation follows from (3) and (4) The modulation indices can be solved fromm k in a closed form. This control mode is akin to the conventional closed-loop module balancing in HB or FB converters. The active balancing is not further discussed in this paper.
C. Conduction Losses 1) Transistors:
The transistors in the proposed modules share the arm current in all switching conditions (see Fig. 3 ). The transistor currents are not strictly equal since they differ by the charge-balancing currents i k, k+1 (1 ≤ k ≤ N − 1) . However, the port inductors and a properly designed modulation strategy (see Section IV) can suppress the charge-balancing currents to levels far below the arm current as is shown in the measurements (<5%i arm , see Figs. 9 and 10). As a result, the individual transistor currents are close to ½i arm and the conduction loss of a module is approximately
(8) The above equation uses the piece-wise linear loss prediction model for insulated-gate bipolar transistors (IGBTs) [34] , [35] , where V F is the forward voltage drop during conduction. If the FB 2 and the HB 2 modules are implemented with the same total semiconductor area as their conventional counterparts, i.e., r on (FB 2 /HB 2 ) = 2r on (FB/HB) and V F (FB 2 /HB 2 ) = V F (FB/HB) (assuming similar semiconductor technologies), their semiconductor conduction losses match those of the FB and HB modules, respectively.
2) Capacitors: The capacitor loss is averaged from the four switching cases in Fig. 3 
where t case1 is the dwell time of Case 1 (see Fig. 3 ) during a module-switching period T sw . Variable t case1 contributes to the loss because in Case 1 the capacitor is conducting the entire arm current instead of sharing it with the adjacent modules. In the control, minimizing the capacitor loss amounts to avoiding concurred series states, or interleaving the switching patterns, of the adjacent interconnections. Depending on the modulation index, we have 0 ࣘ t case1 ࣘ m ref T sw and thus
The upper limit i 2 arm r cap m ref is exactly the capacitor loss of the FB or HB modules at the same modulation index. With an appropriate modulation strategy, the lower limit (i.e., 50% loss reduction) can be achieved [see Fig. 9(b) ]. Table I summarizes the key features of the mentioned modules.
IV. MODULATION DESIGN
A. Phase-Shifted Carrier Modulation
Both the FB 2 and HB 2 have the following features: 1) the interconnections modify the arm output voltage in an independent, additive manner (1); 2) the modulation indices determine the capacitor discharging rates and should be equalized to minimize the charge-balancing current (6); and 3) the switching patterns of the adjacent interconnections should be interleaved to minimize the capacitor loss (9) .
The phase-shift carrier (PSC) modulation framework [36] 
In summary, the parallel switching state applies whenever the interconnection is not needed to increase or decrease the arm output voltage. Bypass+ and Bypass− must be alternatively activated to balance the discharging rates of the modules at the arm's terminals [i.e., d = 1/2 in (6)]. Fig. 5 visualizes the proposed modulation scheme.
B. Carrier Sequence Optimization
Various carrier sequences in a series/parallel module arm produce different concurrences of series states in the adjacent interconnections and hence different capacitor loss per (9) . Consider two configurations: 1) modules 1-3 are paralleled and are connected to the fourth module by a series state; and 2) modules 1-2 and 3-4 are respectively paralleled, and the two pairs are connected in a series state. Despite the same output voltage, configuration 2 produces less capacitor loss, better equalized discharging rates, and less subsequent charge-balancing currents. In general, switching configurations that have evenly paralleled 
where θ k denotes the initial phase of the kth carrier, constraints (1) and (2) evenly shift the carriers and guarantee the best output quality. This optimization problem can be solved offline. Exhaustive search is appropriate for small numbers of modules (e.g., N < 15). For larger N, examining O(N!) possible carrier permutations can be intractable. For the latter cases, the following formula shows fairly good performance:
The key idea of (14) is to generate the carrier sequence by cycling a list of numbers [1, 2, 3, . . . N] with an integer pitch. Take N = 5 for example, a pitch of "1" leads to the trivial suboptimal solution θ sub−opt = [1, 2, 3, 4, 5] × 2π/5, and a pitch of "2" leads to the optimal solution θ opt = [1, 3, 5, 2, 4] × 2π/5. For an arm with N modules, the best pitch choice is near N/2, corresponding to the goal of separating the carriers of the adjacent interconnections. However, the pitch of N/2 might be invalid either because N is odd or because N/2 and N share a non-trivial common divisor, which leads to skipped numbers and thus incomplete permutation (e.g., using a pitch of "4" at N = 8). For these special cases, we find the valid pitch that is closest to N/2 as in (14) . Finally, it is worth noting that the carrier sequences produced by fixed pitches only account for a subset of all permutations; however, this subset incorporates all carrier settings that create identical switching patterns and load profiles on modules. Consequently, the proposed carrier settings optimally balance component stresses-it is under this context that (14) gives the best solutions. We apply a staircase modulation reference to traverse all switching patterns of any given carrier permutation. The capacitor losses and voltage deviations are compared, and both criterions are concurrently minimized by the carrier settings θ opt from (14) . The trivial carrier settings θ sub−opt produce the largest capacitor losses in the studied cases. Experimental validations can be found in Fig. 9 . We use the capacitor voltage deviation as one of the criterions because it reflects the amplitude of the charge-balancing currents.
Compared with the conventional PSC modulation in FB and HB converters, the proposed modulation method achieves equally good output quality at comparable switching rates since the carriers are uniformly phase-shifted and only one switching site is toggled per step change in the output voltage [25] , [26] , [36] .
V. EXPERIMENTAL RESULTS
A. Setup
We implemented three module topologies, namely FB, FB 2 without port inductors, and FB 2 with differential-mode port inductors, in a single-phase, down-scaled MMC setup with five modules per arm (see Fig. 7 ). Each module contains a 15-mF electrolytic capacitor for main energy storage and some ceramic capacitors (1 mF in total) to assist the switching transients. As such, each module has a unit capacitance constant of τ c = 1 2 2NCV 2 mdl /S = 115 ms, defined as the ratio between the total stored capacitor energy and the rated power [37] . The module contains eight identical transistors, each with r on = 0.4 mΩ (IPT004N03L, Infineon Technologies). Each port inductor is implemented with a differential-mode choke (1.5 mH, B82727E6403A40, EPCOS / TDK). The chokes have a high common-mode current rating (>30 A) for conducting the arm current but a small magnetic core since the differential-mode current (i.e., the charge-balancing current) is small. Table II lists the implementation details. The HB 2 is not separately evaluated because its experimental behaviors coincide with the FB 2 under unipolar modulations.
The setup is controlled and modulated by an FPGA (40 MHz, sbRIO 9627, National Instruments, USA). As the same setup can represent all studied module topologies, the controller can swap the switching-state codebook to transit between the FB and the FB 2 configurations during operations. For the FB configuration, the controller operates the extra transistors in parallel. The modulation index is 0.9 to represent typical operating conditions.
B. Results
We use the standard deviation of the capacitor voltages to quantify the balancing performance. We use rms capacitor current and the port inductor's differential-mode current to quantify the capacitor loss and the additional conduction loss due to the charge-balancing process.
1) Operation at 500 Hz and Sensorless Balancing: Fig. 8 compares the MMC with FB modules and the two FB 2 configurations. All configurations are operated with the module switching rate of 500 Hz and the output quality are practically identical. In both Fig. 8(a) and (b) , the setup was operated in the open-loop FB configuration before transited to the open-loop FB 2 configurations at t = 0. After the transition, both FB 2 configurations rapidly re-balance the capacitor voltages [see Fig. 8 (a2) and (b2)] and henceforth keep them within a narrow band. Because of the port inductors, the balancing process in Fig. 8(a2) is comparably slower and smoother. Both FB 2 module types reduce the peak and rms values of the capacitor currents compared to the FB configuration [ Fig. 8(a3) and (b3) ]. The charge-balancing current measured from the module interconnection is shown in Fig. 8(a3) and (b3) , which is zero for the FB case and negligible for the FB 2 with port inductors. For the FB 2 without port inductors, the charge-balancing current presents large peak values and therefore additional loss on the semiconductors. Such chargebalancing current can be reduced at a higher switching rate, as is shown below.
2) Switching Rates: Fig. 9 shows the influence of the switching rate on the rms charge-balancing currents and the rms capacitor currents as they respectively determine the additional transistor loss (compared to the conventional modules) and the capacitor loss. For FB 2 modules without port inductors, higher module switching rates suppress the charge-balancing current because the voltage spread of the modules is cleared more frequently by parallelization and does not reach high levels [25] . At a module switching rate of 5 kHz, for example, the rms charge- balancing current is less than 20% of the arm current, indicating less than 4% of the additional conduction loss. 1 For FB 2 modules with port inductors, the charge-balancing current slightly grows at higher switching rates, possibly because of the interaction between the module capacitor and the stray inductance of the differential-mode chokes or of magnetic loss. Nevertheless, the charge-balancing current is negligible compared to the arm current, and the variation is relatively minor. Fig. 10 compares the charge-balancing currents in details, where the FB 2 configuration with port inductors [see Fig. 10(a1-2) ] produces smaller charge-balancing currents that appear to change randomly and slowly, whereas the currents produced without port inductors [see Fig. 10(b1-2) ] usually peaked when both the momentary modulation index and the arm current 1 The arm current and the charge-balancing current contribute independently to the ohmic loss, as can be derived from Fig. 3 . are large. In summary, under high switching frequencies or with port inductors, the charge-balancing currents can be small, indicating negligible additional loss and even current distribution among the transistors.
The current of the main capacitor is lower at higher switching rates for all studied cases because of the filtering effect of the snubber capacitors [see Fig. 9(b) ]. Compared to the conventional FB modules, both FB 2 configurations reduce the capacitor current by 20%-30% or the conduction loss by 30-50% due to the load-sharing in parallel connections.
3) Carrier Sequence: Two carrier sequences are compared in Fig. 9 : the suboptimal one with θ sub−opt = [1, 2, 3, 4, 5] × 2π/5 and the optimal one with θ opt = [1, 3, 5, 2, 4] × 2π/5 obtained from (14) . At most switching rates, the optimized carrier setting reduces the capacitor currents as predicted by Section IV. The optimized carrier does not significantly reduce the charge-balancing current but may help reduce the magnetic material if port inductors are used [ Fig. 9(a) ].
VI. CONCLUSION
We presented two module topologies for the series/parallel family as replacements of HB and FB modules in MMCs. Both modules use the same amount of semiconductor as the HB or FB equivalents but can reliably balance the modules in a sensorless manner. At low module switching rates (e.g., 200 Hz), small port inductors are recommended for suppressing the charge-balancing currents; at higher module switching rates (e.g., 10 kHz), dedicated port inductors become optional. We further present an optimal phase-shifted carrier modulation scheme to fully exploit the parallel interconnection, with which the proposed modules generate 30%-50% less capacitor loss compared to the HB or FB equivalents. The reduced module-balancing complexity, alleviated module storage stress, and capability of operating at low switching frequencies make the proposed series/parallel modules viable alternatives of the HB or FB in high-voltage applications (e.g., HVdc systems).
